Chemical Mechanical Polishing of Silicon and Silicon Dioxide in Front End Processing

Publicerad 2004 av Markus Forsberg (född 1974)

Wafer Bonding Elektronik Bipolar Transistor Shallow Trench Isolation Front End Chemical Mechanical Planarization Chemical Mechanical Polishing Engineering And Technology Deep Trench Isolation Silicon Electronics Teknik Och Teknologier Bicmos Silicon Dioxide
Typ av publikation: Doktorsavhandlingar
Typ av innehåll: Övrigt vetenskaplig publ.

Ingår i:
Comprehensive summaries of Uppsala dissertations from the Faculty of Science and Technology

Published by: Uppsala universitet, ISSN:1104-232X,


Chemical mechanical polishing (CMP) has been used for a long time in the manufacturing of prime silicon wafers for the IC industry. Lately, other substrates, such as silicon-on-insulator has become in use which requires a greater control of the silicon CMP process. CMP is used to planarize oxide interlevel dielectric and to remove excessive tungsten after plug filling in the Al interconnection technology.

In Cu interconnection technology, the plugs and wiring are filled in one step and excessive Cu is removed by CMP. In front end processing, CMP is used to realize shallow trench isolation (STI), to planarize trench capacitors in dynamic random access memories (DRAM) and in novel gate concepts.This thesis is focused on CMP for front end processing, which is the processing on the device level and the starting material.

The effects of dopants, crystal orientation and process parameters on silicon removal rate are investigated. CMP and silicon wafer bonding is investigated. Also, plasma assisted wafer bonding to form InP MOS structures is investigated.A complexity of using STI in bipolar and BiCMOS processes is the integration of STI with deep trench isolation (DTI). A process module to realize STI/DTI, which introduces a poly CMP step to planarize the deep trench filling, is presented.

Another investigated front end application is to remove the overgrowth in selectively epitaxially grown collector for a SiGe heterojunction bipolar transistor.CMP is also investigated for rounding, which could be beneficial for stress reduction or to create microoptical devices, using a pad softer than pads used for planarization.An issue in CMP for planarization is glazing of the pad, which results in a decrease in removal rate.

To retain a stable removal rate, the pad needs to be conditioned. This thesis introduces a geometrically defined abrasive surface for pad conditioning.